Đào tạo có giảng viên hướng dẫn: Phân tích thời gian Altera® FPGA: Phòng thí nghiệm thực hành

You will learn how to constrain & analyze a design for timing using the Timing Analyzer in the Quartus® Prime Pro software v. 22.1. This includes writing Synopsys* Design Constraint (SDC) files, generating various timing reports in the Timing Analyzer & applying this knowledge to an FPGA design. Besides learning the basic requirements to ensure that your design meets timing, you will see how the Timing Analyzer makes it easy to create timing constraints to help you meet those requirements. Note: While the focus of this course is the Quartus Prime Pro software, much of the flow and constraints are valid with the Standard and Lite versions of the software.